

The family of 4-phase latch controllers


Graham Birtwistle Ken Stevens
DCS, Sheffield ECE, Utah

Async 2008 (April) Newcastle

A systematic way of studying the design-space for untimed, bundled, 4-phase latch controllers.

1. *Shape* of the most concurrent protocol.
2. Its family of less-state rich shapes.
3. Categorising/relating the family.
4. Tabulation of pipeline behaviours.

Setting: notation in, \overline{out}




Suitable abstraction for *LC* behaviours?

We argue that:


- **internal states:** implicit part of a spec
- **logic:** just delays lr (or \overline{ra})
- **enable:** another lateral delay

STG: Furber and Day, sect 6



- In our abstractions, internal states a and b are hidden; likewise lt .
- The constraints they impose will remain.
- Each abstraction will have several circuit implementations, each of which have the same pipeline characteristics.


Pipeline models



Outputs $\overline{rr}/\overline{la}$ and Inputs lr/ra

4

STGs/Abstract Shape/Family



1. Several STG's \rightarrow same abstract shape.
2. We can compare shapes.
3. We can define the maximal shape ... and its derivative family.


5

Max latch controller protocol


$$\begin{aligned}
 L &= lr\uparrow \quad . \quad \overline{la}\uparrow \quad . \quad lr\downarrow \quad . \quad \overline{la}\downarrow \quad . \quad L \\
 R &= \overline{rr}\uparrow \quad . \quad ra\uparrow \quad . \quad \overline{rr}\downarrow \quad . \quad \overline{ra}\downarrow \quad . \quad R \\
 LC &= (L \mid R)
 \end{aligned}$$

In CCS $lr\uparrow.\overline{la}\uparrow$ is read as
 $lr\uparrow$ then some time later $\overline{la}\uparrow$
 All possible interleavings are traced

$$\begin{aligned}
 L &= lr\uparrow \cdot \blacksquare \cdot \bullet \cdot \overline{la}\uparrow \quad . \quad lr\downarrow \quad . \quad \overline{la}\downarrow \quad . \quad L \\
 R &= \bullet \cdot \overline{rr}\uparrow \quad . \quad ra\uparrow \cdot \blacksquare \cdot \overline{rr}\downarrow \quad . \quad \overline{ra}\downarrow \quad . \quad R \\
 LC_{max} &= (L \mid R \mid \bullet \mid \blacksquare) \setminus \{ \bullet, \blacksquare \}
 \end{aligned}$$




6



UNTIMED Cutaway Rules


Cheap version: LC_{max} , shape 9599.



1. • same state when quiescent
2. no holes in the state graph
3. always accept an input lr/ra
4. may delay an output $\overline{la}/\overline{rr}$


The Cut-Away Notation

1. $L1001 \rightarrow$ shape 8598 10



Left cut-aways constrain \overline{rr}/ra .

2. $R0040 \rightarrow$ shape 9559 25



Right cut-aways constrain \overline{la}/lr .

Cut-Away Notation II

$L1001 \circ R0040 \rightarrow 8558$ 250

```

. o o . o o o o o
  o o o o o
  o o o o o . . . .
. o o o o o o o o
  
```

- $L1001 \circ R0040$ (Furber/Day, sect. 6)
- ALL $L \circ R \rightarrow$ generates the whole family
- The cutaway options make it trivial to order the family into a lattice

$$L_1 \circ R_1 \supseteq L_2 \circ R_2$$

IFF


$$L_1 \supseteq L_2 \text{ AND } R_1 \supseteq R_2$$

Pipeline categories


Is shape preserved when pipelined?

Basic shape SP_d shape $PP_{w,d}$ shape


STABLE



REGULAR



2REGULAR



Protocol categories

L0000	L1001 L1111	L2002 L2112 L3003 L3113	L2222 L3223 L3333	L \circ R
				R0000 R0020 R0040
				R0022 R0042 R2022 R2042
				R2222 R2242 R2262
				R0044 R2044 R4044
				R2244 R2264 R4244 R4264

- 6 categories emerge:

■: STABLE
 ■: 2reg
 : linear

regular: ■
 O(8): as O(16)
 dead:

Parallel pipelines

$PP_{w,d}$

L0000 L1001 L1111	L2002 L2112 L3003 L3113	L2222 L3223 L3333	L o R
■ . . . ■ . . . ■ . . .	■ ■ ■	■ ■ ■	R0000 R0020 R0040
■ ■ ■	■ ■ ■	■ ■ ■	R0022 R0042 R2022 R2042
■ ■ ■	■ ■ ■	■ ■ ■	R2222 R2242 R2262
■ ■ ■	■ ■ ■	■ ■ ■	R0044 R2044 R4044
■ ■ ■	■ ■ ■	■ ■ ■	R2244 R2264 R4244 R4264

Independent of w .

Same result throughout each block.

Maths says TL; Engineering BR?

Single pipelines

SP_2


L0000 L1001 L1111	L2002 L2112 L3003 L3113	L2222 L3223 L3333	L o R
48 48 44 48 48 44 44 44 40	44 42 42 40 44 42 42 40 40 38 38 36	40 36 36 40 36 36 36 32 32	R0000 R0020 R0040
44 44 40 42 42 38 42 42 38 40 40 36	40 38 38 36 38 36 36 34 38 36 36 34 36 34 34 32	36 32 32 34 30 30 32 28 D	R0022 R0042 R2022 R2042
40 40 36 36 36 32 36 36 32	36 34 34 32 32 30 30 28 32 30 D D	32 28 D 28 D D 28 D D	R2222 R2242 R2262
40 40 36 36 36 32 36 36 D	36 34 34 32 32 30 30 28 32 D 30 D	32 28 28 D D D D D D	R0044 R2044 R4044
28 28 24 26 26 D 24 24 D	24 22 22 20 22 D 20 D 20 D D D	20 16 D 18 D D D D D	R2244 R2264 R4244 R4264

■ shapes behave as ■ shapes for $d \geq 2$.

Many distinct shapes.

Equivalences stay in the same box.

Lattice of stable shapes



Published circuit shapes

L0000 L1001 L1111	L2002 L2112 L3003 L3113	L2222 L3223 L3333	L ◊ R
■ ■	■		R0000 R0020 R0040
	■	■	R0022 R0042 R2022 R2042
	■	■	R2222 R2242 R2262
■ ■	■ ■		R0044 R2044 R4044
■ ■	■ ■		R2244 R2264 R4244 R4264

Includes: Early; Broadish; Broad
Un-/Semi-/Fully-Decoupled
Normally open/normally closed

What's been done

1. Idea of an abstract design shape and how it composes.
Each shape may have many implementations but each will maintain the piped behaviour of its shape
2. Family of untimed, bundled protocols derived by cutaways from the most state rich shape.
Cutaways enable us to order the family.
3. We have classified pipeline behaviours for the whole family of shapes.
And can predict mixed parallel pipeline behaviour from their cutaways.

What's to be done

1. Circuit chrestomathy and shape cook book.
Any other circuits out there?
2. Including lt signals (goes exponential).
3. Mixed parallel pipelines \checkmark .
Single pipelines en route.
4. Maths/Engineering interplay and insights.
5. Timed disciplines.
6. Y (Ken is generating circuits).