

Statistical Device Variability and its Impact on Design

Asen Asenov

Device Modelling Group University of Glasgow







Motivation

- Deterministic variability
- Statistical variability
- Impact on circuits
- EU variability projects
- Conclusions









Summary

Motivation

Deterministic variability
 Statistical variability
 Impact on circuits
 EU variability projects
 Conclusions



The variability is becoming a major headache



G. Declerck, Keynote talk, VLSI Technol. Symp. 2005



The local stochastic variability becomes a major source of concern

UNIVERSITY			Process	Environment	Temporal
GLASGOW	Global		<l<sub>a> and <w> <layer thicknesses=""> <r>'s <doping> <v<sub>body</v<sub></doping></r></layer></w></l<sub>	T environment range V _{dd} range	<nbti> Hot electron shifts</nbti>
	Local	nastic Determi- nistic	OPC Phase shift Layout mediated strain Well proximity Random dopants Line Edge Roughness Poly Si grapularity	Self-heating IR drops	Distribution of NBTI Voltage noise SOI V _{body} history Oxide breakdown history
		Stoc	Interface roughness High-k morphology		
	Across- chip		Line width due to pattern density effects	Thermal hot spots due to non-uniform power dissipation	Computational load dependent hot spots
GR:UP	After D. J. Frank, IBM				

After D. J. Frank, IBM









noiisvijoM 🗆

Deterministic variability

Statistical variability

🗆 Impaci on circuits

EU variability projects

🗆 Conclusions



DEV

•DELLING



65 nm example Synopsys (SISPAD 06)



Strain induced variability



After W. Fichtner

UNIVERSITY of GLASGOW

FOI IF









of

GLASGOW

ECAD tools can deal reasonably well With deterministic variability



© 2007 Synopsys, Inc. (47)



Restricted design rules and uniformity



After H. Onodera







- Irregular gate-poly pitch
 pitch
- Horizontal poly wires

- Constant pitch with dummy poly insertions
- Dummy poly patterns
- Stretched gate-poly extensions

- Constant pitch with dummy poly insertions
- Stretched gate-poly extensions
- Single orientation









noijisvijoM 🗆

Deterministic variability

Statistical variability

Elipsic on circuits

EU variability projects

🗆 Conclusions





Statistical variability



Random discrete dopants



Atomistic process simulation

Continuous process simulation Synopsys









→40 + 25 nm ←

Line edge roughness (LER)



UNIVERSITY of GLASGOW















Poly silicon grain boundaries









$\textbf{High-}\kappa \textbf{ morphology}$





DEVICE A:DELLING GR:UP

.....















Measured and simulated variability LP MOSFETs 45nm technology node













MOSFET capacitance variability



Interconnect variability

45 nm 32 nm

22 nm

24

2

45 nm

32 nm

22 nm

22

24

2



Gate tunnelling leakage variability



Statistical reliability



000















noiisvijoM 🗆

- Deterministic variability
- Statistical variability
- Impact on circuits
- EU variability projects
 Conclusions

Deterministic vs. statistic variability

2 billion transistors: V_{T1} =200mV V_{T2} =300mV



Compact model strategies



BSIM

Impact of bulk MOSFET scaling of SRAM



Hard logic faults





DEVIC

Timing variability



Performance/Power/Yield (PPY) trade-off



The monitors and knobs approach



The "Technology Aware Design" of IMEC

The Power 6 processor of IBM



UNIVERSITY of GLASGOW















noiisvijoM 🗆

Deterministic variability

Statistical variability

🗆 Impaci on circuits

EU variability projects
Conclusions



UNIVERSITY

GLASGOW

Meeting the Design Challenges of Nano-CMOS Electronics - *eScience Pilot Project*

University Partners

Edinburgh University MMDGUE, NeSCE Glasgow University DMGUG, MSTGUG, NeSCG Manchester University APTGUM, eSNW Southampton University ESDGUS York University ISGUY Industrial Partners Synopsys, ARM, Wolfson Microelectronics,

Freescale, National Semiconductors, Fujitsu, NMI

Resources

£3.3M EPSRC, £4.1M FEC, £5.3M IC

11 PDRAs 7 Science4 e-Sci 7 PhD





Grid based statistical simulation



of GLASGOW

GPOI IP



CMOS variability research in Europe ESSDERC/ESSIRC 2008 Workshop

UNIVERSITY of GLASGOW **NANOSIL**: Silicon-based nanostructures and nanodevices for long term nanoelectronics applications (EU FP7), R. Clerc

PULLNANO: Pulling the limits of the nano CMOS Electronics (EU FP6), H. Maes

REALITY: Reliable and variability tolerant system on a chip design in More-Moore technologies (EU FP7) B. Dierickx, IMEC

NanoCMOS: Meeting the design challenges of the nano-CMOS electronics (UK EPSRC), A. Asenov, GU



NanoMat: Meeting the material challenges of the nano CMOS electronics (UK EPSRC), A. Shluger, UCL









D Motivation

- 🗆 Deterministic variability
- Statistical variability
- 🗆 Impaci on circuits
- EU variability projects
- Conclusions



Conclusions

- The statistical variability will be increasing in the next technology nodes.
- The statistical variability can not be reduced by fine tuning the technology, OPC and regular designs.
- The statistical variability demands statistical approach to design and will force fundamental design changes.



The fabless and the chipless companies have to learn more about technology and devices.



University of Glasgow