

Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip







overview

- transaction-based communication-centric debug
- traditional debug architecture & flow and NOC architecture
 - distributed shared memory (DSM)
 - communication model
- new debug architecture & flow and NOC architecture
 - debug granularity, DCI, TPR, EDI, FSM, TAP, API
- example
- conclusions





debug is...

- error localisation when a chip does not work in its intended application
- difficult due to limited visibility of the internal behaviour
- debugging first silicon uses>50% of project time
- unpredictable
- negative impact on
 - time to market
 - brand image














communication-centric debug

- processor debug is mature
- system debug complexity resides in the interactions between IP blocks
 - multi-processor debug is a challenge
- older interconnects serialised all transactions
 - a unique global communication trace
- latest interconnects allow split, pipelined, concurrent transactions
 - no unique communication trace








communication-centric debug

- traditional processor-centric debug focusses on control of the IP (computation)
- interconnect is the locus of all IP interactions
- we propose to focus debug on the interactions between IPs through control of the interconnect (communication)










transactions

- transaction
- request & response
- valid/accept handshake
 - signal groups
 - data words (elements)
- communication types
 - peer-to-peer streaming
 - distributed shared memory













communication & debug granularities







debug flow








conventional master network interface

- NI shell FSM implements
 - protocol (de)serialisation (s)
 - distributed address map (d)
 - request/response ordering (i)
 - width conversion (not shown)

- NI kernel FSM implements
 - per-channel QoS
 - (de)packetisation








conventional slave network interface


converse for slave shell








SOC architecture







debug architecture: monitors




EDI distributed events from monitors to NI shells (and IP)






EDI node FSM







debug architecture: test point registers (TPR)




debug behaviour is controlled by TPRs





test point registers (TPR)

- control debug behaviour
 - link monitors: which conditions to monitor
 - NI shells: how to react to incoming events per channel
- operate on test clock




N = Number of Request channels = Number of Response channels.






NI shell FSM




- stop conditions (s2, s6)
 - original_condition and stop_enable and (stop or stop_condition)
- modified transitions (f2', f6', d7')
 - original_condition and not (stop_enable and (stop or stop_condition))
- continue conditions (c2, c6, c7)
 - original_condition and continue
- protocol serialisation can now be stopped & resumed
- general recipe for different protocols





debug architecture: debug control interconnect




TPRs are controlled by DCI (dedicated asynchronous scan chain)





debug architecture: scan chains, clock control, etc.



down/upload functional state using DDI (scan chains for structural test)





debug architecture: software control API


- the debug architecture is controlled using IEEE1149.1 test access port from a PC running debug software
- basically can down/upload system state, on the test clock
- separate scan chains for debug control/status and functional state
 - can modify debug state independently from functional state, and during functional mode
- "high-level" functions to get/set debug state
 - reset
 - set_bp_monitor <condition>
 - set_bp_action <channel> <granularity> <condition>
 - get_mon_status <monitor>
 - get_ni_status <ni>
 - continue: set continue bits in NI TPRs
 - synchronise: down/upload entire SOC state






M1 S1 20 M2 S2


- while the system is running in functional mode
- set breakpoint on value 378 in link monitor
- make channel between master 1 & slave 2 sensitive to events (A)




- while polling the monitor
- after a number of transactions (B)
- it triggers and the NI receives a stop event (C)
- NI completes ongoing message & ignores next request (D)




- after checking that there are no transactions in flight program NI to single-step mode with message granularity (E)
- and continue (F)
- the NI accepts a single write request (G)



- change debug granularity to word (data element) (I)
- and continue 5 times
 - one command and four data handshakes (J, K)



- change debug sensitivity to EDI only (i.e. no single stepping) (L)
- communication resumes at full speed after continue pulse (M)
- all this time, the rest of the system could have been in functional mode



conclusions

- debug scope
 - per channel (master-slave pair)
 - per connection (master with all its slaves)
- debug granularity
 - data words (equivalently: valid/accept handshake)
 - request/response
 - transaction
- all channels can be debugged or not, at any granularity, independently
- required for distributed-shared memory debugging
- debug architecture
 - re-uses existing functional & test infrastructures (e.g. scan chains)
 - simple programmable building blocks (monitors, TPRs)
 - general recipe to modify functional NI shell FSM for debug
 - very basic software API





