

Table of Contents

Resilient bundled-data design: motivation, results to date, and remaining challenges	1
<i>Peter Beerel and Ney Calazans</i>	
From an extended study of asynchronous controllers to system level design: application to the design of digital and analog interfaces	15
<i>Edith Beigne, Pascal Vivet and Marc Renaudin</i>	
A community of asynchronauts: 20+ years of the ASYNC conference	22
<i>Erik Brunvand</i>	
Investigating the side-effects of synchronisers on GALS circuits	59
<i>Frank Burns</i>	
Analytical derivation of the reliability metric for digital circuits	73
<i>Alex Bystrov and Mohamed Abufalgha</i>	
From digital timing diagrams to natural language and back	82
<i>Josep Carmona</i>	
Are asynchronous ideas useful in FPGAs?	87
<i>Peter Cheung</i>	
Event splitting: the way to survive when regions fail	96
<i>Jordi Cortadella</i>	
The scientific craftsperson: beauty, engineering and the Bohemian researcher	107
<i>Crescenzo D'Alessandro</i>	
Every accomplishment starts with the decision to try	118
<i>Sohini Dasgupta and Praneet Bhatnagar</i>	
The story of the Amulet: a brief history of asynchronous events in Manchester	120
<i>Doug Edwards et al.</i>	
Partially-ordered event-triggered systems (POETS)	131
<i>Steve Furber and Andrew Brown</i>	

The effects of BTI aging on the susceptibility of on-chip communication schemes to soft errors in nano-scale CMOS technologies	150
<i>Basel Halak</i>	
Proving timing properties with the Leibnizian time model	166
<i>Alexei Iliasov</i>	
Regions of affine nets	182
<i>Jetty Kleijn, Maciej Koutny and Marta Pietkiewicz-Koutny</i>	
Asynchronous design methods for dark silicon chips	192
<i>Milos Krstic</i>	
State recovery of coarse-grained TMR circuits based on scan chains and clock gating	197
<i>Jakob Lechner</i>	
Where the light is coming from	202
<i>Terrence Mak</i>	
Reassessing the causes of asynchronous systems performance	205
<i>Alain Martin</i>	
Asynchronous BDD-like structures	208
<i>Oleg Mayevsky, Andrey Mokhov and Danil Sokolov</i>	
Asynchronous clocks	227
<i>Simon Moore</i>	
Asynchronous circuit design and beyond	236
<i>Chris Myers</i>	
Beyond carrying coal to Newcastle: dual citizen circuits	241
<i>Marly Roncken et al.</i>	
Significance-driven computing for big data applications: from Buttery discussions to serious research	262
<i>Rishad Shafik</i>	
Workcraft: ten years later	269
<i>Danil Sokolov, Victor Khomenko and Andrey Mokhov</i>	
Fifty shades of synchrony	294
<i>Andreas Steininger</i>	

Can metastable states be trapped?	301
<i>Ghaith Tarawneh</i>	
Quantitative modelling of asynchronous variables	305
<i>Fei Xia and Ian Clark</i>	
Working with Petri nets and asynchronous circuits	320
<i>Tomohiro Yoneda</i>	
Opportunities and challenges for ultra-low voltage digital IC design	327
<i>Jun Zhou</i>	
Performance analysis and behavior of timed concurrent systems using Petri-net models	337
<i>Steven Nowick</i>	