



# Networks and Applications: Are Application-Specific Networks Worth The Trouble?

---

Jiang Xu and Wayne Wolf  
Dept. of EE  
Princeton University



# Outline

---

- Case studies of real applications
  - H.264 HDTV decoder system-on-chip
  - Smart camera system-on-chip
- Methodologies for application-specific NoC design
- A step back



# Current on-chip communication architectures

- On-chip bus

- CoreConnect, AMBA, Wishbone,  $\mu$ Network ...
- Mature technology
- Shared media


- Regular-topology networks-on-chip

- RAW, CLICHÉ, Nostrum, Eclipse, aSoC, SPIN ...
- From multi-computer networks
- Designed for general-purpose and homogenous systems




# Application-Specific Networks-on-Chip

- Customized on-chip network for each application
  - ASNoC brings significant performance improvements
- Irregular-topology and hierarchical
- For both homogenous and heterogeneous systems
- Based on a network component library




# H.264 HDTV decoder system-on-chip: Behavior model & computation architecture

- Candidate for HDTV broadcast
- High compression rate: 2X of MPEG2
- High definition: 2 million pixel/frame




# H.264 HDTV decoder system-on-chip: RAW vs. Application-Specific Networks-on-Chip



- ASNoC has two local networks
- RAW is implemented based on its design documentation
- Positions of computation nodes are optimized
- The same group of computation nodes
- Different communication architectures
- ASNoC has less switches and links


# H.264 HDTV decoder system-on-chip: Results and comparison



- Higher performance: 201%
- Lower power: 61%
- Less area: 26% metal area, 41% silicon area
- Less network resource: 37% switch capacity, 31% link capacity
- Higher network utilization: 239% switch utilization, 331% link utilization
- ASNoC is better than regular-topology networks-on-chip


# Smart Camera system-on-chip: Behavior model & computation architecture

- Real-time gesture recognition
- 150 frame/sec
- Dual-pipeline computation architecture






# Smart Camera system-on-chip: RAW vs. Application-specific Networks-on-Chip



- ASNoC has three local networks
- RAW is implemented based on its design documentation
- Positions of computation nodes are optimized in RAW
- The same group of computation nodes
- Different communication architectures
- ASNoC has less switches and links




# Smart Camera system-on-chip: Results and comparison



- Higher performance: 196%
- Lower power: 40%
- Less area: 36% metal area, 49% silicon area
- Less network resource: 38% switch capacity, 33% link capacity
- Higher network utilization: 227% switch utilization, 316% link utilization

# Communication analysis


- Communication graph
  - $G=(V,E)$  is weighted
  - $v \in V$  is a computation node
  - $e \in E$  is a connection between nodes
  - Weight  $w(e)$  is the average comm. traffic in a fixed period of time
- Recorded comm. trace
  - from computation architecture simulation
  - One for each node
  - Control comm. behavior of node



```
struct trace_entry
{
    unsigned int interval;
    unsigned int source;
    unsigned int destination;
    unsigned int operation_type;
    unsigned int address;
    unsigned int size;
}
```


# ASNoC protocol design

- Deterministic routing (adaptive routing)
- Wormhole switching (packet switching and VCT switching)
- Packet format is adjusted based on applications





# Floorplan estimation

- Slicing floorplan
  - Considering network hierarchy
  - A method similar to [Yuen03]
- High-level planning
  - not detailed placement and routing
- Used to decide link length
  - Delay for performance analysis
  - Power and area analysis



# Performance analysis

- Cycle-accurate simulation
  - Based-on cycle-accurate component models in the library
- Application-level performance
  - H.264 HDTV decoder: cycle/frame, 5 billion cycles
- OPNET, a network simulator, is adapted
  - Link, transmitter, receiver, clock
- Capacity and utilization for each network component



```
File Edit Options
1 op_pk_destroy (op_pk_get (CLOCK_IN_STRM));
2
3 clk_count ++;
4
5
6 if (queue[0][schedule_pt].status == Q_BUSY)
7 {
8   pkptr = queue[0][schedule_pt].pkptr;
9   op_pk_nfd_get (pkptr, "source", &source);
10
11
12   pkptr = op_pk_create_fmt ("XJ_scn_switch1");
13   op_pk_total_size_set (pkptr, 1);
14   op_pk_nfd_set (pkptr, "source", SWITCH2);
15   op_pk_nfd_set (pkptr, "destination", source);
16   op_pk_nfd_set (pkptr, "control", SCHEDULED);
17   if (source == CONTOUR0) source = SWITCH0;
18   if (source == CONTOUR1) source = SWITCH1;
19   if (source == MATCH0) source = ELLIPSE0;
20   if (source == MATCH1) source = ELLIPSE1;
21   op_pk_send (pkptr, source);
22
23
24   op_pk_send (queue[0][schedule_pt].pkptr, MEMORY);
25 }
26
27 else if (queue[0][schedule_pt].status == Q_BUSY_RD)
28 {
29   pkptr = queue[0][schedule_pt].pkptr;
30   op_pk_destroy (pkptr);
31   op_pk_nfd_get (pkptr, "source", &source);
32   if (source == MATCH0) source = ELLIPSE0;
33   if (source == MATCH1) source = ELLIPSE1;
34   op_pk_send (node[MEMORY].pkptr, source);
35 }
36
Line: 34
```



# Power and area analysis

---

- Based on the network component library
  - Circuit model and layout for each component
- Power  $P = \sum \sum N_{ij} * E_{ij}$ 
  - $N_{ij}$  is the number of a type of activity of a network component (**performance analysis**)
  - $E_{ij}$  is the energy consumed by a type of activity of a network component (**circuit model**)
- Metal area and silicon area  $A = \sum M_j * S_j$ 
  - $M_j$  is the number of a network component (**floorplan estimation**)
  - $S_j$  is the area of a network component (**layout**)
- Most power are consumed by links
- Metal area is much larger than silicon area




## But is it worth the effort?

---

- Performance/power is only one metric.
  - Must also consider design time, manufacturing volume.
- Design and mask costs push us toward fewer platforms.
- But those platforms have some common characteristics.




# The multimedia processing funnel




# Scientific multiprocessing

- Traditional scientific algorithms perform numerical computations.
  - Single algorithm on large amounts of data.
- Scientific multiprocessors emphasize easy programming of a single data set over multiple CPUs.



# Embedded vs. scientific applications

- Embedded applications provide task-level parallelism.
- Embedded applications run many different types of algorithms at once.
- Embedded applications need real-time and QoS.





## Summary

---

- Application-specific networks can pay off in performance/energy.
  - Take more time to design, but may pay off.
- Methodology is very vertical:
  - Layout through architecture.