

What's Wrong with this? Some questions and a sum

- with acknowledgements to Ran Ginosar

UK Forum June 30 2003 1

Slow-to-Fast Synchronizer

- How does it work?
 - T is set for one cycle
 - Receiver has at least 2 chances to read T
- What can go wrong?

UK Forum June 30 2003 2

Slow-to-Fast Synchronizer

- In a next generation chip, the sender is faster
- Reuse limitation

UK Forum June 30 2003 3

Parallel Synchronizer

- Used in Multi-Sync cases
- New data sent every cycle
- This one is extremely dangerous (MTBF=0) !
- Why?

UK Forum June 30 2003 4

Parallel Synchronizer

- Some bits may go metastable
- Some will resolve to 0, others to 1
- Guaranteed to fail...

UK Forum June 30 2003 5

A Two-Latch Synchronizer

Figure 1: Parallel passing is normally used as the traditional method to generate a flag.

- What's wrong with this one?

UK Forum June 30 2003 6

A Two-Latch Synchronizer

Figure 1: Parallel passing is normally used as the traditional method to generate a flag.

* The synchronizers were left out...

UK Forum June 30 2003 7

Conservative Synchronizer

- $F_C = 200\text{MHz}$
- $F_D = F_C$
- $T_W = 50 \text{ psec} (0.18\mu)$
- $\tau = 10 \text{ psec}$

- What's the MTBF for
 - Two-FF sync ?
 - Three-FF sync ?
 - Eight-FF sync ?

UK Forum June 30 2003 8

Conservative Synchronizer

- $F_C = 200\text{MHz}$
- $F_D = F_C$
- $T_W = 50 \text{ psec} (0.18\mu)$
- $\tau = 10 \text{ psec}$

*Now I am **really safe!***

The universe is only 10^{10} years old..

$$MTBF(T) = \frac{e^{T/\tau}}{T_W \cdot F_C \cdot F_D} = \frac{e^{T/10\text{psec}}}{50\text{psec} \cdot 200\text{MHz} \cdot 200\text{MHz}} = 10^{203} \text{ years}$$

$$MTBF(2T) = \frac{e^{2T/\tau}}{50\text{psec} \cdot 200\text{MHz} \cdot 200\text{MHz}} = \frac{e^{2000}}{2 \times 10^6} = 10^{420} \text{ years}$$

UK Forum June 30 2003 9

Conservative Synchronizer

- What's wrong with being conservative ?
 - This guy doesn't know what he's doing...
 - So I am worried about OTHER synchronizers that he has done!

UK Forum June 30 2003 10

What would the latency be if...?

- Imagine a future GALS SoC with 100 independent unpredictable clock zones, $f_c = f_d = 5\text{GHz}$, $T_w = \tau = 10\text{ps}$.
- How much time do 100 simple synchronizers need to get an overall reliability of 1 year? How many clock cycles? (40τ , or 2 cycles)
- How long does it take to transmit data from one side of the chip to the other? (across 9 boundaries) ($9 \times 400 \text{ ps}$, or 1.8ns)

UK Forum June 30 2003 11